
Key highlights
The NAND memory controller IP core is compliant with the ONFI standard working on asynchronous mode. This core also supports error correction on the fly without any processor intervention. Up to 8 memory chips can be accessed on the same bus with write speed of 100Mbps and read speeds of 120Mbps. Support for Linux OS is already implemented and it is included with the IP core, alowing to use UBIFS and JFFS. The design is already optimized and tested for all Novo Space's products including Microchip SmartFusion2® and Xilinx Zynq UltraScale+®
Disclaimer: satsearch is not responsible for any mistakes on this page, although we do our best to ensure correctness. Please report any mistakes to us.
Last updated: 2024-08-29
NAND Memory Controller

Export